

### DESCRIPTION

EED428 is an Electrical Error Detector module that plugs into the ParalleX® Chassis. EED428 can check 4 channels electrical data from 25.6 Gb/s up to 28.4 Gb/s. It operates with half rate clock 12.8GHz – 14.2GHz.

Modules can operate with a daisy-chained clock. Therefore it is an ideal solution for 100Gb/s and future 400Gb/s applications.

### KEY FEATURES


- Data Rates 25.6 to 28.4 Gbps
- 4 channels
- Integrated individual CDR on each channel to track incoming data
- Operates with half rate clock at 12.8GHz – 14.2GHz.
- Differential Electrical Error Detector (K Connector)
- Reference clock output to drive SERDES, CDR that require low speed clock
- PRBS pattern: 7, 9, 15, 23, 31
- Data input polarity swap
- BER detection down to 1E-15
- High speed Clock Input and Output
- GPIB/LAN/USB Interface via mainframe
- Small size: width 50.8mm (2")



ERROR DETECTOR MODULE PN: L-6001-EED428-1

EED428

Product Brief



# Error Detector Module


# L-6001-EED428-1

## KEY PERFORMANCE PARAMETERS

PARAMETER	SYMBOL	Min	Max	UNIT	NOTE
Channels	chNo		4		
Data Rate	DR	25.6	28.4	Gbps	1)
Data Formats			NRZ		
PRBS Pattern		7, 9, 15, 23, 31			
Differential Data Input Amplitude	$D_{OutP/N}$	200	1200	mV <sub>pp</sub>	3), 4)
Differential Data Input Impedance	$Z_{Ose}$	90	110	$\Omega$	
Data Input Termination		AC - coupled			
Clock Input / Output Frequency	$F_{Clk}$	12.8	14.2	GHz	2)
Clock Input / Output Termination		AC - coupled			

### Note:

- 1) Apply 12.8GHz – 14.2GHz CLK
- 2) Additional DR/40 CLK output installed
- 3) BER of better than 1E-12 can only be achieved if at least the min. input voltage level is applied
- 4) Minimum input voltage to guarantee error free detection (BER < 10-12) at PRBS31. The input sensitivity of the module will be better for input signals with lower bandwidth, e.g. PRBS7.



SYSTEM SOLUTION  
clock source, pattern generator, error detector

EED428

Product  
Brief

## XBERT PLATFORM: LETS YOU START SMALL AND GROW

*ParalleX*<sup>®</sup> is a low-cost, modular Bit Error Rate Test Platform used for verification and test of up to 28 Gbps optical and electrical chips, sub assemblies and system designs. *ParalleX*<sup>®</sup> allows users to perform several BER tests at once using a single clock source. The system is ideal for developers desiring to run simultaneous BER tests on parallel interfaces or multiple independent interfaces. *ParalleX*<sup>®</sup> is scalable so users can start off with a single channel and add modules to grow the system. Manufacturers can realize great savings by taking advantage of the *ParalleX*<sup>®</sup> system's scalability to perform parallel testing in volume production environments.